NOTICE OF RI	Form Approved OMB No. 0704-0188						
This revision described below has been authorize	ed for the document listed.		(YYMMDD) 93-07-29				
Public reporting burden for this collection is estiminstructions, searching existing data sources, gat the collection of information. Send comments reinformation, including suggestions for reducing the	pleting and reviewing of this collection of n Headquarters	2. PROCURING ACTIVITY NO.					
Services, Directorate for Information Operations a 22202-4302, and to the Office of Management a DC 20503. PLEASE DO NOT RETURN YOUR RETURN COMPLETED FORM TO THE GOVE CONTRACT/ PROCURING ACTIVITY NUMBER	nd Budget, Paperwork Reduct COMPLETED FORM TO EITI RNMENT ISSUING CONTRAC	ion Project (0704-0 HER OF THESE AI CTING OFFICER F	188), Washington, DDRESSED.	3. DODAAC			
4. ORIGINATOR	b. ADDRESS (Street, City, Sta		5. CAGE CODE 67268	6. NOR NO. 5962-R207-93			
a. TYPED NAME (First, Middle Initial, Last)	Defense Electronics Supply 1507 Wilmington Pike Dayton, OH 45444-5270	Center	7. CAGE CODE 67268	8. DOCUMENT NO. 5962-87539			
9. TITLE OF DOCUMENT		10. REVISION LE	TTER	11. ECP NO.			
MICROCIRCUITS, MEMORY, DIGITAL, CN PROGRAMMABLE ARRAY LOGIC, MON		a. CURRENT G	b. NEW H	5962-87539ECP-2			
12. CONFIGURATION ITEM (OR SYSTEM) TO ALL	WHICH ECP APPLIES						
Revisions date column; add "93-07-29". Revision level block; add "H". Rev status of sheets; For sheets 6, and	Revisions description column; add "Changes in accordance with NOR 5962-R207-93". Revisions date column; add "93-07-29". Revision level block; add "H". Rev status of sheets; For sheets 6, and 14, add "H". Sheet 6: Add the following line to the bottom of table I and before the footnotes for table I:						
Power up reset time t	9,	10,11 All	1.0 µs				
Revision level block; delete G and add "H".							
Sheet 14: Add the following waveform at the bottom	of page, but above the "FIGURE	5. <u>Switching wavef</u>	orms.", line.				
POWER SUPPLY	¥90x		v _{cc}				
VÔLTAGE REGISTERED ACTIVE LOW	1027 - t	PR -					
OUTPUTS ——	SEE NOTE	-ts-	1				
CLOCK		t _W	¥ Į				
Revision level block; delete G and add "H". 14. THIS SECTION FOR GOVERNMENT USE ONI	. V						
	nent supplemented by the NOR i	may be used in manu	ıfacture				
(2) Revised docur	ment must be received before ma naster document shall make abor	anufacturer may inco	rporate this change.				
b. ACTIVITY AUTHORIZED TO APPROVE CHANG DESC-ECS		T	First, Middle Initial, Last))			
d. TITLE Microelectronics Branch Chief	e. SIGNATURE Michael A. Frye	<u> </u>	f. DATE SIGNED (YY 93-07-29	′MMDD)			
15a. ACTIVITY ACCOMPLISHING REVISION DESC-ECS	b. REVISION COMPLETED (Si Kenneth S. Rice	gnature)	c. DATE SIGNED (Y' 93-07-29	YMMDD)			

NOTICE OF REVISIO (See MIL-STD-480 for in This revision described below has been authorize	DATE (YYMMDI 93-06-17						
Public reporting burden for this collection is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Information and Regulatory Affairs, Office of Management and Budget, Washington, DC 20503.							
1. ORIGINATOR NAME AND ADDRESS	2. CAGE CODE 67268	3. NOR NO. 5962-R187-93					
Defense Electronics Supply Center Dayton, Ohio 45444-5277		4. CAGE CODE	5. DOCUMENT NO.				
		67268	5962-87539				
6. TITLE OF DOCUMENT		7. REVISION LE	ETTER				
MICROCIRCUIT, MEMORY, DIGITA		(Current) F	(New) G				
ERASABLE PROGRAMMABLE AF MONOLITHIC SILICON.	RRAY LOGIC,	8. ECP NO.					
		5962-87539E	CP-1				
9. CONFIGURATION ITEM (OR SYSTEM) TO ALL	WHICH ECP APPLIES						
10. DESCRIPTION OF REVISION							
 10. DESCRIPTION OF REVISION Sheet 1: Revisions Itr column; add "G"							
Sheet 15: Table II; add "or 2, 8A, 10" in subground Revision level block; delete "E" and s		oint electrical para	meters.				
11. THIS SECTION FOR GOVERNMENT USE	ONLY						
CHECK ONE [X]EXISTING DOCUMENT SUPPLEMENTED BY THIS NOR MAY BE USED IN MANUFACTURE.	[X]EXISTING DOCUMENT SUPPLEMENTED [] REVISED DOCUMENT MUST BE [] CUSTODIAN OF MASTER DOCUMENT BY THIS NOR MAY BE USED IN RECEIVED BEFORE MANUFACTURER SHALL MAKE ABOVE REVISION AND						
b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT DESC-ECS	SIGNATURE AND TITLE MICHAEL FRYE BRANCH CHIEF		(YYMMDD) 3-06-17				

REVISION COMPLETED (Signature)

RAJESH PITHADIA

12. ACTIVITY ACCOMPLISHING REVISION

DATE (YYMMDD)

93-06-17

LTR								R	EVISI	ONS			ı				I			
		DESCRIPTION										DATE (YR-MO-DA)				APPROVED				
С	Delet 4.5 a	Delete programming waveforms, 4.5.1, 4.5.2, and table 4.5 and 6.6. Editorial changes throughout. Redrawn.						table l awn.	III. Cha	anges	to	199	0 JUN	25		M. Poelking				
D	Char	ige C _{IN}	and C	C _{OUT} i	n table	e I,	IAW N	OR 59	62-R0	03-91.			199	1 SEP	20		M. A. Frye			
Е	Add	device	type 05	5; edito	orial ch	nanges	s throu	ghout.	Redr	awn.			199	3 FEB	02		M. A. Frye			
F	Add	device	type 06	6; edito	orial ch	nanges	s throu	ghout.	Redr	awn.			199	3 MAY	′ 04		M. A. Frye			
REV																				Ι
₹⊑ V																				
HEET		\vdash	$\overline{}$						1											
	Е	Е																		
REV	E 15	E 16																		
REV	15			REV			F	F	E	F	F	F	Е	F	F	В	В	В	E	
REV SHEET REV STATU	15 JS			REV SHE			F 1	F 2	E 3	F 4	F 5	F 6	E 7	F 8	F 9	B 10	B 11	B 12	E 13	
EV HEET EV STATU F SHEETS	15 JS S	16		SHE PREP		-					5	6	7 NSE E	8 LECTI	9 RONIC	10	11 PPLY (12	13	
REV SHEET REV STATU OF SHEETS PMIC N/A STAN MI	15 JS S	16		SHE PREPA Kenn	ET ARED B	e				4	5	6 DEFEI	7 NSE E DA`	8 LECTI YTON,	9 RONIC OHIO	10 S SUF 4544	11 PPLY (12 CENTE	13 ER	
MI DR HIS DRAWI FOR	DARD LITAR AWIN	IZED Y G AVAIL	-	SHE PREPA Kenn CHECI Ra	ET ARED B' eeth Rice KED BY	in Y				4 MIC	ROC S U	6 DEFE	7 NSE E DA	8 LECTI YTON, MI BLE,	9 RONIC OHIO	10 CS SUF 4544 Y, I	PPLY (4	12 CENTI	13 ER	· A
REV SHEET REV STATU OF SHEETS PMIC N/A STAN MI DR HIS DRAWI FOR	DARD LITAR AWIN ING IS A USE BY PARTMENT	IZED Y G AVAILE IS OF THE	ABLE	SHE PREPA Kenn CHECI Ra APPRO M DRAW	ET ARED By eth Rice KED BY ay Monni DVED B . A. Frye	in Y		2		4 MIC	ROC S U	IRCU V EF MON	7 NSE E DA' JITS	, MI BLE, THIC	9 RONIC OHIO	10 CS SUF 4544 Y, I OGRA LICO	PPLY (4	12 CENTI	13	1

AMSC N/A

OF

16

Α


SHEET

REVISION LEVEL

F

1. SCOPE

- 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	t _{PD} _
01	C22V10	22-input 10-output AND-OR-logic array	25 ns
02	C22V10	22-input 10-output AND-OR-logic array	30 ns
03	C22V10	22-input 10-output AND-OR-logic array	40 ns
04	C22V10	22-input 10-output AND-OR-logic array	20 ns
05	C22V10	22-input 10-output AND-OR-logic array	15 ns
06	C22V10	22-input 10-output AND-OR-logic array	10 ns

1.2.2 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
K	GDFP2-F24, CDFP3-F24	24	Flat package 1/
L	GDIP3-T24, CDIP4-T24	24	Dual-in-line package 1/
3	CQCC1-N28	28	Square chip carrier package 1/
Χ	GQCC1-J28	28	"J" lead chip carrier package 1/

1.2.3 Lead finish. The lead finish shall be as specified in MIL-M-38510. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings. 2/

Supply voltage range	-0.5 V dc to +7.0 V dc
Input voltage range	-2.0 V dc to +7.0 V dc 3/
Output voltage applied range	-0.5 V dc to +7.0 V dc 3/
Output sink current	16 mA
Thermal resistance, junction-to-case (Θ_{JC})	See MIL-STD-1835
Maximum power dissipation (P _D) 4/	1.2 W
Maximum junction temperature	
Lead temperature (soldering, 10 seconds maximum)	+260°C

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	4.5 V dc to 5.5 V dc
High level input voltage (V _{IH})	2.0 V dc minimum
Low level input voltage (V _{IL})	0.8 V dc maximum

- Lid shall be transparent to permit ultraviolet light erasure.
- All voltages referenced to \dot{V}_{SS} . Minimum voltage is -0.6 V dc which may undershoot to -2.0 V dc for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} +0.75 V dc which may overshoot to +7.0 V dc for pulses of less than 20 ns. Must withstand the added P_D due to short circuit test; e.g., I_{OS} .

STANDARDIZED MILITARY DRAWING	SIZE A		5962-87539
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and bulletin</u>. Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 2.
- 3.2.3.1 <u>Unprogrammed devices.</u> The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in screening (see 4.2 herein) or qualification conformance inspection, groups A, B, or C (see 4.3), the devices shall be programmed by the manufacturer prior to test. A minimum of 50 percent of the total number of cells shall be programmed or at least 25 percent of the total number of cells to any altered item drawing.
- 3.2.3.2 <u>Programmed devices.</u> The truth table for programmed devices shall be as specified by an attached altered item drawing.
 - 3.2.4 Logic diagram(s). The logic diagram(s) shall be as specified on figure 3.

STANDARDIZED					
MILITARY DRAWING					
DEFENSE ELECTRONICS SUPPLY CENTER					
DAYTON, OHIO 45444					

SIZE A		5962-87539
	REVISION LEVEL F	SHEET 3

		TABLE I. <u>Electrical performa</u>	nce characteris	stics.			
Test	Symbol	$\begin{array}{c} Conditions & \underline{1}/\\ V_{SS} = 0 \ V\\ -55^{\circ}C \le T_{C} \le +125^{\circ}C\\ 4.5 \ V \le V_{CC} \le 5.5 \ V\\ unless \ otherwise \ specified \end{array}$	Group A subgroups	Device type	<u>Limit</u> Min	Max	Unit
High level output voltage	V _{OH}	I _O = -2.0 mA	1, 2, 3	All	2.4		V
Low level output voltage	V _{OL}	I _O = 12.0 mA	1, 2, 3	All		0.5	V
High impedance output leakage current 2/	l _{OZ}	V_O = GND and V_O = 5.5 V V_{CC} = 5.5 V	1, 2, 3	All	-40	40	μA
High level input current	I _{IH}	V _{IH} = 5.5 V	1, 2, 3	All		10	μA
Low level input current	I _{IL}	V _{IL} = GND	1, 2, 3	All		-10	μA
Supply current	Icc	V _{CC} = 5.5 V	1, 2, 3	01-05		100	mA
				06		160	
Output short circuit current <u>3</u> / <u>4</u> /	los	V _{CC} = 5.5 V V _O = 0.5 V	1, 2, 3	01-05	-30	-90	mA
				06	-30	-120	
Input capacitance	C _{IN} 4/5/	$V_I = 0 \text{ V}, V_{CC} = 5.0 \text{ V}$ $T_A = +25^{\circ}\text{ C}, f = 1 \text{ MHz}$ See 4.3.1c	4	All		10	pF
Output capacitance	C _{OUT}	$V_O = 0 \text{ V}, V_{CC} = 5.0 \text{ V}$ $T_A = +25^{\circ} \text{ C}, f = 1 \text{ MHz}$	4	All		10	pF
Functional testing		See 4.3.1c See 4.3.1e	7, 8	All			
Input or feedback to	t _{PD}	V _{CC} = 4.5 V, C _L = 50 pF	9, 10, 11	01		25	ns
non-registered output		See figure 4, circuit B and figure 5		02		30	1
				03		40	_
				04		20	_
				05		15	<u> </u>
		_		06		10	
Clock to output	t _{CO}		9, 10, 11	01,04		15	ns
				02		20	_
				_03		25	_
				05		10	+
				06		8	

See footnotes at end of table.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-87539
	REVISION LEVEL F	SHEET 4

	TAE	BLE I. <u>Electrical performan</u>	ce characteristics -	Continued	l.		
Test	Symbol	Conditions 1/	Group A	Device	Limit	S	Unit
		$V_{SS} = 0 \text{ V}$ $-55^{\circ}\text{C} \le T_{C} \le +125^{\circ}\text{C}$ $4.5 \text{ V} \le V_{CC} \le 5.5 \text{ V}$ unless otherwise specif	= 0 V — subgroups typ \leq T _C \leq +125° C \leq V _{CC} \leq 5.5 V therwise specified		Min	Max	
Input to output enable	t _{EA}	V ₀₀ = 4.5 V, C ₁ = 5 pF	9, 10, 11	01		25	ns
	EA	V _{CC} = 4.5 V, C _L = 5 pF See figure 4, circuit A and figure 5	, , , , , ,	02		30	
				03		40	
				04		20	
				05		15	
				06		10	
Input to output disable	t _{ER}		9, 10, 11	01		25	ns
				02		30	<u> </u>
				03		40	<u> </u>
				_04		20	_
				05		15	_
				06		10	
Clock period	t _P	V _{CC} = 4.5 V, C _L = 50 pF See figure 4, circuit B, ar	9, 10, 11	01	33		ns
		figure 5	iu	02	40		+
				_03	55		+
				04	32		+
				_05	20		<u> </u>
		_		06	7		
Clock pulse width 4/6/	t_{W}		9, 10, 11	01,04	15		ns
				02	20		<u> </u>
				_03	27		+
				05	6		+
		_		06	3.5		
Setup time <u>4</u> / <u>6</u> /	t _S		9, 10, 11	01	18		ns
				02	20		+
			_03	30		+	
				04	17		+
				05	10		+
See footnotes at end of t	able.			06	5		
QT/	ANDARDIZ	7FD	SIZE				
	ARY DRA		Α				5962-8753

REVISION LEVEL F DAYTON, OHIO 45444 DESC FORM 193A SEP 87

SHEET

5

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER

Test	Symbol Conditions 1/		Group A	Device	Limit	<u>s</u>	Unit	
		$V_{SS} = 0 \text{ V}$ $-55^{\circ}\text{C} \le T_{C} \le +125^{\circ}\text{C}$ $4.5 \text{ V} \le V_{CC} \le 5.5 \text{ V}$ unless otherwise specified	subgroups	type	Min	Max		
Hold time <u>4</u> / <u>6</u> /	t _H		9, 10, 11	All	0		ns	
Maximum clock frequency	f _{MAX}	V _{CC} = 4.5 V, C _L = 50 pF See figure 4, circuit B,	9, 10, 11	_01	30		MHz	
<u>4</u> / <u>6</u> /		and figure 5		02	25		+	
$1/(t_{CO} + t_{S})$				_03	18		1	
				_04	31		1	
				_05	50		1	
				06	77			
Asynchronous reset	nous reset t_{AW} $V_{CC} = 4.5 \text{ V}, C_L = 50 \text{ pF}$ 9, 10 See figure 4, circuit B	9, 10, 11	01	25		ns		
pulse width		and figure 5		02	30		1	
				03	40		1	
					04	20		1
					05	15		1
		_		06	7			
Asynchronous reset	t _{AR}		9, 10, 11	_01	25		ns	
recovery time				02	30		1	
				03	40		1	
				_04	20		1	
					_05	15		1
		_		06	8			
Asynchronous reset to registered output	t _{AP}		9, 10, 11	01,04		25	ns	
reset				_02		30	+	
				_03		40	+	
				05		20	1	
				06		14		

- <u>5</u>/ All pins not being tested are to be open.<u>6</u>/ Test applies only to registered outputs.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-87539
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	6

 ^{1/} All voltages are referenced to ground.
 2/ I/O terminal leakage is the worst case of I_{IX} or I_{OZ}.
 3/ Only one output shorted at a time.
 4/ Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the limits specified in table I.

- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Processing options</u>. Since the device is capable of being programmed by either the manufacturer or the user to result in a wide variety of configurations; two processing options are provided for selection in the contract.
- 3.10.1 <u>Unprogrammed device delivered to the user</u>. All testing shall be verified through group A testing as defined in 3.2.3.1 and table IIA. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.
- 3.10.2 <u>Manufacturer programmed device delivered to the user</u>. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.
- 3.11 <u>Processing EPLDS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.11.1 <u>Erasure of EPLDS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.11.2 <u>Programmability of EPLDS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5.
- 3.11.3 <u>Verification of erasure or programmed EPLD's</u>. When specified, devices shall be verified as either programmed (see 4.5 herein) to the specified pattern or erased (see 4.4 herein). As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-87539
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 7

- (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

Margin test method A. * Steps 1 through 3 may be performed at wafer level.

- *(1) Program greater than 95 percent of the bit locations, including the slowest programming cell. The remaining cells shall provide a worst case speed pattern.
- *(2) Bake, unbiased, for 72 hours at +140° C or for 48 hours at +150° C or for 8 hours at +200° C, or 2 hours at +300° C for unassembled devices only.
- *(3) Perform margin test using $V_m = +5.7 \text{ V}$ minimum at $+25^{\circ}$ C using loose timing (i.e., $t_{ACC} = 1 \mu s$).
- (4) Perform dynamic burn-in (see 4.2a).
- (5) Perform margin test using $V_m = +5.7 \text{ V}$ at $+25^{\circ} \text{ C}$.
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.10.1). Devices may be submitted for groups A, B, C, and D testing.
- (8) Verify erasure (see 3.10.3).

The maximum storage temperature shall not exceed +200°C for packaged devices or +300°C for unassembled devices.

- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - Tests shall be as specified in table II herein.
 - Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured for the initial characterization and after any process or design changes which affect capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
 - d. All devices submitted for testing shall be programmed in accordance with 3.2.3.1 or 3.2.3.2 herein. After completion of all testing, the devices shall be erased and verified except devices submitted to groups C and D testing.
 - e. Subgroups 7 and 8 shall include verification of the truth table.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ} C$, minimum.
 - Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
 - All devices submitted for testing shall be programmed in accordance with 3.2.3.1 or 3.2.3.2 herein. After completion of all testing, the devices shall be erased and verified.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-87539
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 8

Device types	01, 02, 03, 04	4, 05, and 06			
Case outlines	K, L	3, X			
Terminal number	Terminal symbol				
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	CP/I I I I I I I I I I I I I I VO	NC CP/I I I I I I NC I I I GND NC I I/O I/O I/O I/O I/O I/O I/O I/O I/O I			

FIGURE 1. <u>Terminal connections</u>.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-87539
	REVISION LEVEL F	SHEET 9

	Truth table																				
Input pins										Out	put p	ins									
CP/I	I	I	ı	I	I	1	I	I	I	I	I	I/O									
х	х	Х	х	Х	х	х	х	Х	Х	Х	х	z	Z	z	Z	z	Z	Z	z	Z	Z

NOTES:

- 1. Z = Three-state
- 2. X = Don't care


FIGURE 2. Truth table (unprogrammed).

STANDARDIZED

MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE **5962-87539**REVISION LEVEL SHEET 10



NOTE: PIN numbers apply to cases K and L only.

FIGURE 3. Logic diagram (unprogrammed).

STANDARDIZED MILITARY DRAWING	SIZE A		5962-87539
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 11

AR OUTPUT SELECT MUX SP INPUT/ FEEDBACK MUX S1 C1 C0

Output logic macrocell

C ₁	C ₀ Output configuration								
0	0	Registered/active low							
0	1	Registered/active high							
1	0	Combinatorial/active low							
1	1	Combinatorial/active high							


MACROCELL

0 = Logical zero 1 = Logical one

FIGURE 3. Logic diagram (unprogrammed) - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A		5962-87539
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	12

OUTPUT TEST LOAD



Circuit B or equivalent

OUTPUT TEST LOAD



Circuit A or equivalent (t_{EA} and t_{ER})

NOTES:

- 1. AC testing. Inputs pulse levels are 0 to 3.0 V with transition times of 5 ns or less. Timing reference levels are 1.5 V unless otherwise specified.
- t_{EA} transition is measured ±500 mV from steady-state voltage.
 Including jig and scope (minimum value).

FIGURE 4. Output test circuits.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-87539
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	13




FIGURE 5. Switching waveforms.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-87539
		REVISION LEVEL F	SHEET 14

TABLE II. Electrical test requirements. 1/2/3/4/

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	1
Final electrical test parameters (method 5004)	1*,2,3,7*,8,9
Group A test requirements (method 5005)	1,2,3,4**,7, 8,9,10,11
Groups C and D end-point electrical parameters (method 5005)	2,3,7,8

- 1/ * indicates PDA applies to subgroups 1 and 7.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ ** see 4.3.1c.
- 4/ Subgroups 7 and 8 functional tests shall also verify no cells are programmed for unprogrammed devices or the altered item drawing pattern exists for programmed devices.
- 4.4 Erasing procedure. The recommended erasure procedure for the device is exposure to shortwave ultraviolet light which has a wavelength of 2537 angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 25 Ws/cm². The erasure time with this dosage is approximately 35 minutes using a ultraviolet lamp with a 12,000 uW/cm² power rating. The device should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is 7258 Ws/cm² (1 week at 12,000 uW/cm²). Exposure of the device to high intensity UV light for long periods may cause permanent damage.
- 4.5 Programming procedure. The programming procedure shall be as specified by the device manufacturer and shall be made available upon request.
 - 5. PACKAGING
 - 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-87539
		REVISION LEVEL F	SHEET 15

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for original equipment manufacturer application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-87539
	REVISION LEVEL F	SHEET 16

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 93-05-04

Approved sources of supply for SMD 5962-87539 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

1	1	
Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-8753901KX	1FN41 65786	AT22V10-25YM/883 PALC22V10-25TMB
5962-8753901LX	1FN41 65786	AT22V10-25DM/883 PALC22V10-25WMB
5962-87539013X	1FN41 65786	AT22V10-25LM/883 PALC22V10-25QMB
5962-8753902KX	1FN41 65786	AT22V10-30YM/883 PALC22V10-30TMB
5962-8753902LX	1FN41 50364 65786	AT22V10-30DM/883 PALC22V10H-30MQS/883B PALC22V10-30WMB
5962-87539023X	1FN41 65786	AT22V10-30LM/883 PALC22V10-30QMB
5962-8753903KX	1FN41 65786	AT22V10-40YM/883 PALC22V10-40TMB
5962-8753903LX	1FN41 50364 65786	AT22V10-40DM/883 PALC22V10H-40MQS/883B PALC22V10-40WMB
5962-87539033X	1FN41 65786	AT22V10-40LM/883 PALC22V10-40QMB
5962-8753904KX	1FN41 65786	AT22V10-20YM/883 PALC22V10B-20TMB
5962-8753904LX	1FN41 65786	AT22V10-20DM/883 PALC22V10B-20WMB
5962-87539043X	1FN41 65786	AT22V10-20LM/883 PALC22V10B-20QMB
5962-8753905LX	1FN41	AT22V10-15DM/883
5962-87539053X	1FN41	AT22V10-15LM/883
5962-8753905KX	1FN41	AT22V10-15YM/883
5962-8753906LX	1FN41	AT22V10B-10DM/883
5962-87539063X	1FN41	AT22V10B-10LM/883
5962-8753906XX	1FN41	AT22V10B-10KM/883

^{1/ &}lt;u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>	Vendor name and address	Margin test <u>method</u>
1FN41	ATMEL Corporation 2125 O'Nel Drive San Jose, CA 95131	А
50364	MMI/AMD 2175 Mission College Boulevard Santa Clara, CA 95054-1592 Point of contact: 901 Thompson Place P.O. Box 3453 Sunnyvale, CA 94088	Α
65786	Cypress Semiconductor Corporation 3901 North First Street San Jose, CA 95134	Α

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.